zone2

footer-legal-menu

Terms of use

Privacy

Account Information

bundle-connector

single-column

header-component

secondary-primary-menu

products

Marketing materials, training documents, discovery services

cengage:card

FIND YOUR SALES REPRESENTATIVE

cengage:column

Get marketing materials, training documents, discovery services.

PRODUCT SUPPORT

CUSTOMER SUPPORT

Report technical issues, errors, check system status

TECHNICAL SUPPORT

Manage product preferences, generate usage reports, simplify administrative tasks.

ADMIN TOOLS

support

cengage:galethorndikeseo

mega-menu

zone1

footer-social-menu-component

container

secondary-account-menu

%1 products have been added to your cart but %2 have been backordered and will be fulfilled when stock is available

Product on backorder

Current quantity limit is [maxProductQuantity], please, navigate to the cart page and change quantity of product

You will be able to resubmit promo in ${countdown} seconds. test

Please note that the taxes displayed on our website are estimated and subject to adjustment. The actual tax charges will be determined and settled during the final invoicing of your order

product-detail-component

footer-menu-component

header

gale-footer

footer-legal-menu-component

config

footer

FIND YOUR REP

support-order-2

footer-social-menu

Sign Up for Emails

CONNECT WITH GALE

Stay up-to-date with the latest Gale news, exclusive offers, and more.

facebook

linkedin

instagram

youtube

SOCIAL ICONS

About Us

Blogs

Press Center

Events

News

Careers

Our Company

Request a Trial

zone3

footer-menu

Academic Institutions

K-12

Public Libraries

Government and Special Libraries

Statewide Programs

Institutions

Databases

Primary Sources

Digital Humanities Tools

eLearning

Schools/K-12 Curriculum

Books

Large Print Books by Thorndike Press

Products

Find Your Rep

Product Support

Technical Support

Customer Support

Admin Tools

Accessibility Policy

Support

Partnerships

Contact Us

secondary-storefront-menu

You may already have access to Gale content through your institution.

STUDENTS AND RESEARCHERS

support-order-1

Browse by Institution Type

Browse by Product Type

Profile

Orders

Wish List

Fast Order Entry

My Account

Would you like to go to the Gale {{RECOMMENDED_COUNTRY}} site instead?

It looks like you're visiting from {{DETECTED_COUNTRY}}.

main

International

North America

China

Japan

Latin America

Brazil

Region

Set your region:

Models, Methods, and Tools for Complex Chip Design

LNEE: MODELS METHODS AND TOOLS FOR COMPLEX CHIP DESIGN

Engineering

Mathematics & Science

Gt Product Group

Binding Format

Marketing Imprint Name

B2B GT

CL Carton Count

Imprint Name

B2B & B2C

This book brings together a selection of the best papers from the fifteenth edition of the Forum on specification and Design Languages Conference (FDL), which was held in September 2012 at Vienna University of Technology, Vienna, Austria. FDL is a well-established international forum devoted to dissemination of research results, practical experiences and new ideas in the application of specification, design and verification languages to the design, modeling and verification of integrated circuits, complex hardware/software embedded systems, and mixed-technology systems.

POST SECONDARY FOUR YEAR

COLFR

COLJR

COLSO

COLSR

Duration

Duration Unit Of Measure

Transaction Type

Front Cover.
Half Title Page.
Title Page.
Copyright Page.
Preface.
Contents.
Contributors.
1: Formal Plausibility Checks for Environment Constraints.
2: Efficient Refinement Strategy Exploiting Component Properties in a CEGAR Process.
3: Formal Specification Level.
4: TLM POWER3: Power Estimation Methodology for SystemC TLM 2.0.
5: SCandal: SystemC Analysis for Nondeterminism Anomalies.
6: A Design and Verification Methodology for Mixed-Signal Systems Using SystemC-AMS.
7: Configurable Load Emulation Using FPGA and Power Amplifiers for Automotive Power ICs.
8: Model Based Design of Distributed Embedded Cyber Physical Systems.
9: Model-Driven Methodology for the Development of Multi-level Executable Environments.
10: GREEN HOME: The Concept and Study of Grid Responsiveness.
11: Polynomial Metamodel-Based Fast Optimization of Nanoscale PLL Components.
12: Methodology and Example-Driven Interconnect Synthesis for Designing Heterogeneous Coarse-Grain Reconfigurable Architectures.

Models, Methods, and Tools for Complex Chip Design.css-1p8rvzy{position:absolute;padding-left:8px;}

Models, Methods, and Tools for Complex Chip Design